

# SISPAD 2017 Program

---

## September 7

---

9:00–9:20 Opening and Welcome Remarks  
K. Sonoda (*Renesas Electronics, Japan*)

### Session 1: Plenary

Chairpersons: Akira Hiroki (*Kyoto Inst. Tech., Japan*)  
Leonard F. Register (*Univ. Texas, Austin, USA*)

**1-1** 9:20–10:05 [invited talk]

“Physical Issues in Device Modeling: Length-Scale, Disorder, and Phase Interference”  
N. Sano (*Tsukuba Univ., Japan*)

**1-2** 10:05–10:50 [invited talk]

“Stacked Nanowires/Nanosheets GAA MOSFET from Technology to Design Enablement”  
J.-C. Barbé<sup>1,2</sup>, S. Barraud<sup>1,2</sup>, O. Rozeau<sup>1,2</sup>, S. Martinie<sup>1,2</sup>, J. Lacord<sup>1,2</sup>, P. Blaise<sup>1,2</sup>, Z. Zeng<sup>1,3,4</sup>,  
L. Bourdet<sup>1,3,4</sup>, F. Triozon<sup>1,2</sup>, and Y. Niquet<sup>1,2</sup> (<sup>1</sup>*Univ. Grenoble Alpes, France*, <sup>2</sup>*CEA-Leti, France*,  
<sup>3</sup>*CEA-INAC, France*, <sup>4</sup>*MEM, France*)

**1-3** 10:50–11:35 [invited talk]

“Energy Efficient Computing with Hyperdimensional Vector Space Models”  
S. Salahuddin (*Univ. California Berkeley, USA*)

11:35–13:00 *Lunch*

### Session 2: Band Structure I : Interface Traps, Doping and Phonons

Chairpersons: Denis Rideau (*STMicroelectronics, France*)  
Takahiro Iizuka (*Hiroshima Univ., Japan*)

**2-1** 13:00–13:30 [invited talk]

“New Approaches for First-Principles Modelling of Inelastic Transport in Nanoscale Semiconductor Devices with Thousands of Atoms”  
T. Gunst<sup>1</sup>, M. Brandbyge<sup>1</sup>, M. Palsgaard<sup>1,2</sup>, T. Markussen<sup>2</sup>, and K. Stokbro<sup>2</sup> (<sup>1</sup>*TU Denmark, Denmark*,  
<sup>2</sup>*QuantumWise A/S, Denmark*)

**2-2** 13:30–13:50

“DFT-based Analysis of the Origin of Traps at the InAs/Si (111) Interface”  
S. Sant, M. Luisier, and A. Schenk (*ETH Zurich, Switzerland*)

**2-3** 13:50–14:10

“Simulation of doping effect for HfO<sub>2</sub>-based RRAM based on first-principles calculations”  
W. Wei<sup>1</sup>, X. Chuai<sup>1</sup>, N. Lu<sup>1</sup>, Y. Wang<sup>1</sup>, L. Li<sup>1</sup>, C. Ye<sup>2</sup>, and M. Liu<sup>1</sup> (<sup>1</sup>*Chinese Academy of Sciences, China*,  
<sup>2</sup>*Hubei Univ., China*)

**2-4** 14:10–14:30

“Phonon confinement effects in diffusive quantum transport simulations with the effective mass approximation and k.p method”  
A. Ziegler and M. Luisier (*ETH Zurich, Switzerland*)

2-5 14:30–14:50

“Self-consistent 30-band simulation approach for (non-)uniformly strained confined heterostructure tunnel field-effect transistors”

D. Verreck<sup>1</sup>, A. Verhulst<sup>1</sup>, M. Van de Put<sup>2</sup>, B. Sorée<sup>1,3,4</sup>, W. Magnus<sup>1,4</sup>, N. Collaert<sup>1</sup>, A. Mocuta<sup>1</sup>, and G. Groeseneken<sup>1,3</sup> (<sup>1</sup>imec, Belgium, <sup>2</sup>Univ. Texas at Dallas, USA, <sup>3</sup>KU Leuven, Belgium, <sup>4</sup>Univ. Antwerpen, Belgium)

### Session 3: Computational Methodology

Chairpersons: Yiming Li (*National Chiao Tung Univ., Taiwan*)

Shohiro Sho (*Osaka Univ., Japan*)

3-1 13:30–13:50

“A hybrid MPI/OpenMP parallelization method for a quantum drift diffusion model”

S. Sho and S. Odanaka (*Osaka Univ., Japan*)

3-2 13:50–14:10

“An Accurate Metric to Control Time Step of Transient Device Simulation by Matrix Exponential Method”

S. Kumashiro, T. Kamei, A. Hiroki, and K. Kobayashi (*Kyoto Inst. of Technology, Japan*)

3-3 14:10–14:30

“Finite-difference methodology for full-chip electromigration analysis applied to 3D IC test structure: simulation vs. experiment”

J.-H. Choy<sup>1</sup>, A. Kteyan<sup>2</sup>, V. Sukharev<sup>1</sup>, S. Chatterjee<sup>3</sup>, F. Najm<sup>3</sup>, and S. Moreau<sup>4</sup> (<sup>1</sup>Mentor Graphics Corp., USA, <sup>2</sup>Mentor Graphics Corp., Armenia, <sup>3</sup>Univ. of Toronto, Canada, <sup>4</sup>CEA-Leti, France)

3-4 14:30–14:50

“Application of Multiobjective Optimizer Algorithms to the Design of SiC devices”

M. Bellini and L. Knoll (*ABB Corporate Research, Switzerland*)

14:50–15:10 *Coffee Break*

### Session 4: Nanowire

Chairpersons: Yoshinari Kamakura (*Osaka Univ., Japan*)

Victor Moroz (*Synopsys, USA*)

4-1 15:10–15:40 [invited talk]

“Unique Challenges in Compact Modeling”

S. Mudanai and A.S. Roy (*Intel, USA*)

4-2 15:40–16:00

“Nanoscale-nMOSFET Junction Design: Quantum Transport Approach”

M.A. Pourghaderi<sup>1</sup>, C. Park<sup>1</sup>, J. Kim<sup>1</sup>, C. Jeong<sup>1</sup>, W.-Y. Chung<sup>1</sup>, K.-H. Lee<sup>1</sup>, H.-H. Park<sup>2</sup>, A.-T. Pham<sup>2</sup>, S. Jin<sup>2</sup>, and W. Choi<sup>2</sup> (<sup>1</sup>Samsung Electronics Institute, Korea, <sup>2</sup>Samsung Semiconductor Inc., USA)

4-3 16:00–16:20

“Does a Nanowire Transistor Follow the Golden Ratio?: A 2D Poisson Schrödinger / 3D Monte Carlo Simulation Study”

T. Al-Ameri<sup>1</sup>, V. Georgiev<sup>1</sup>, F. Adamu-Lema<sup>1</sup>, and A. Asenov<sup>1,2</sup> (<sup>1</sup>Univ. Glasgow, UK, <sup>2</sup>Synopsys, UK)

**4-4** 16:20–16:40

“Timing and Power Fluctuations on Gate-All-Around Nanowire CMOS Circuit Induced by Various Sources of Random Discrete Dopants”

W.-L. Sung, P.-J. Chao, and Y. Li (*National Chiao Tung Univ., Taiwan*)

**4-5** 16:40–17:00

“Small-Signal Analysis of Silicon Nanowire Transistors Based on a Poisson/Schrödinger/Boltzmann Solver”

M. Noei, D. Ruić, and C. Jungemann (*RWTH Aachen Univ., Germany*)

### Session 5: Material and Geometry Impact

Chairpersons: Juergen Lorenz (*Fraunhofer Institut IISB, Germany*)

Yoshinori Oda (*Keio Univ., Japan*)

**5-1** 15:40–16:00

“Novel Experimentally Calibrated Multiphase TCAD Model for Cobalt Germanide Growth”

M. Rabie<sup>1</sup>, I. Aden-Ali<sup>2</sup>, and Y. Haddara<sup>2</sup> (<sup>1</sup>*GLOBALFOUNDRIES, USA*, <sup>2</sup>*McMaster Univ., USA*)

**5-2** 16:00–16:20

“Accelerated Direct Flux Calculations Using an Adaptively Refined Icosahedron”

P. Manstetten<sup>1</sup>, A. Hössinger<sup>2</sup>, J. Weinbub<sup>1</sup>, and S. Selberherr<sup>1</sup> (<sup>1</sup>*TU Wien, Austria*, <sup>2</sup>*Silvaco Europe Ltd., UK*)

**5-3** 16:20–16:40

“3D Simulation of Silicon-Based Single-Electron Transistors”

F. Klüpfel and P. Pichler (*Fraunhofer IISB, Germany*)

**5-4** 16:40–17:00

“Simulation of micro-mirrors for optical MEMS”

M. Zanucoli<sup>1</sup>, C. Fiegna<sup>1</sup>, I. Semenikhin<sup>2</sup>, E. Cianci<sup>3</sup>, C. Wiemer<sup>3</sup>, A. Lamperti<sup>3</sup>, G. Tallarida<sup>3</sup>, L. Lamagna<sup>4</sup>, S. Losa<sup>4</sup>, S. Rossini<sup>4</sup>, and F. Vercesi<sup>4</sup> (<sup>1</sup>*Univ. Bologna, Italy*, <sup>2</sup>*Russian Academy of Science, Russia*, <sup>3</sup>*CNR IMM, Italy*, <sup>4</sup>*STMicroelectronics, Italy*)

18:00–20:00 *Reception*

---

## September 8

---

### Session 6: Reliability

Chairpersons: Dondee Navarro (*Hiroshima Univ., Japan*)

Akira Hiroki (*Kyoto Inst. Tech., Japan*)

**6-1** 9:00–9:30 **[invited talk]**

“Modeling of BTI-Aging Vt Stability for Advanced Planar and FinFET SRAM Reliability”

Y.-H. Lee, J.H. Lee, Y.S. Tsai, S. Mukhopadhyay, and Y.F. Wang (*TSMC, Taiwan*)

**6-2** 9:30–9:50

“Single Event Transient in bulk MOSFETs: original modelling for SPICE application”

N. Rostand<sup>1,2</sup>, S. Martinie<sup>2</sup>, J. Lacord<sup>2</sup>, O. Rozeau<sup>2</sup>, J.-C. Barbé<sup>2</sup>, and G. Hubert<sup>1</sup> (<sup>1</sup>*ONERA, France*, <sup>2</sup>*CEA-Leti, France*)

**6-3** 9:50–10:10

“A Unified Aging Model with Recovery Effect and Its Impact on Circuit Design”

W.-K. Lee, K. Huang, L.-C. Hsu, C. Huang, J. Liang, J. Chen, C. Hsiao, K.-W. Su, C.-K. Lin, and M.-C. Jeng (*TSMC, Taiwan*)

10:10–10:30 *Coffee Break*

**6-4** 10:30–10:50

“Circuit-Aging Modeling Based on Dynamic MOSFET Degradation and Its Verification”

N. Rohbani<sup>1,2</sup>, H. Miyamoto<sup>2</sup>, H. Kikuchihara<sup>2</sup>, D. Navarro<sup>2</sup>, T.K. Maiti<sup>2</sup>, C. Ma<sup>2</sup>, M. Miura-Mattausch<sup>2</sup>, S.-G. Mirejadi<sup>1</sup>, and H.J. Mattausch<sup>2</sup> (<sup>1</sup>*Sharif Univ. of Technology, Iran*, <sup>2</sup>*Hiroshima Univ., Japan*)

**6-5** 10:50–11:10

“FinFET NBTI Degradation Reduction and Recovery Enhancement through Hydrogen Incorporation and Self-Heating”

H.Y. Wong<sup>1</sup>, S. Mishra<sup>2</sup>, S. Mahapatra<sup>2</sup>, S. Motzny<sup>1</sup>, and V. Moroz<sup>1</sup> (<sup>1</sup>*Synopsys Inc., USA*, <sup>2</sup>*IIT Bombay, India*)

**6-6** 11:10–11:30

“Modeling of Flicker Noise in Quasi-ballistic FETs”

A. Dasgupta and Y.S. Chauhan (*IIT Kanpur, India*)

### **Session 7: Power Devices**

Chairpersons: Katsumi Eikyu (*Renesas, Japan*)

Nobuhiko Nakano (*Keio Univ., Japan*)

**7-1** 9:30–9:50

“Dependence of Avalanche Breakdown on Surface & Buffer Traps in AlGaIn/GaN HEMTs”

V. Joshi<sup>1,2</sup>, B. Shankar<sup>2</sup>, S.P. Tiwari<sup>1</sup>, and M. Shrivastava<sup>2</sup> (<sup>1</sup>*IIT Jodhpur, India*, <sup>2</sup>*Indian Institute of Science Bangalore, India*)

**7-2** 9:50–10:10

“TCAD for gate stack optimization in pGaN Gate HEMT devices”

M.-A. Jaud, Y. Baines, M. Charles, E. Morvan, P. Scheiblin, A. Torrès, M. Plissonier, and J.-C. Barbé (*CEA-Leti, France*)

10:10–10:30 *Coffee Break*

**7-3** 10:30–10:50

“Modified Angelov model for an exploratory GaN-HEMT technology with short, few-fingered gates”

S. Emekar, J. Jha, S. Mukherjee, M. Meer, K. Takhar, D. Saha, and S. Ganguly (*IIT Bombay, India*)

**7-4** 10:50–11:10

“Local Stress Engineering for the Optimization of p-GaN Gate HEMTs Power Devices”

T. Cosnier<sup>1</sup>, L. Lucci<sup>1</sup>, A. Torrès<sup>1</sup>, and M. Pala<sup>2</sup> (<sup>1</sup>*CEA-Leti, France*, <sup>2</sup>*C2N, CNRS, Univ. Paris-Saclay, France*)

**7-5** 11:10–11:30

“Modeling of Electrical Activation Ratios of Phosphorus and Nitrogen Doped Silicon Carbide”

V. Šimonka<sup>1</sup>, A. Hössinger<sup>2</sup>, J. Weinbub<sup>1</sup>, and S. Selberherr<sup>1</sup> (<sup>1</sup>*TU Wien, Austria*, <sup>2</sup>*Silvaco Europe Ltd., UK*)

11:30–13:00 *Lunch*

## Session 8: Non-volatile Memory

Chairpersons: Kazuya Matsuzawa (*Toshiba, Japan*)  
Uihui Kwon (*Samsung, Korea*)

### 8-1 13:00–13:30 [invited talk]

“Soft Error Rate Estimation with TCAD and Machine Learning”  
M. Hashimoto, W. Liao, and S. Hirokawa (*Osaka Univ., Japan*)

### 8-2 13:30–13:50

“Physical Modeling of the Electroforming Process in Resistive-Switching Devices”  
A. Marchewka<sup>1</sup>, R. Waser<sup>1,2</sup>, and S. Menzel<sup>2</sup> (<sup>1</sup>*RWTH Aachen Univ., Germany*, <sup>2</sup>*Peter Gruenberg Institut, Forschungszentrum Juelich, Germany*)

### 8-3 13:50–14:10

“Efficient Models for Designing GB-Level 3-D 1S1R Horizontal-Stacked-RRAM and Vertical-RRAM Arrays”  
L. Song and J. Zhang (*Tsinghua Univ., China*)

### 8-4 14:10–14:30

“A Computationally Efficient Compact Model for Leakage in Cross-point Array”  
A. Aziz<sup>1</sup>, N. Jao<sup>1</sup>, S. Datta<sup>2</sup>, V. Narayanan<sup>1</sup>, and S. Gupta<sup>1</sup> (<sup>1</sup>*The Pennsylvania State Univ., USA*, <sup>2</sup>*Univ. of Notre Dame, USA*)

### 8-5 14:30–14:50

“A SPICE-compatible model of SG-MONOS for 28nm flash macro design considering the parasitic resistance caused by trapped charges”  
R. Koh<sup>1</sup>, M. Miyamori<sup>1</sup>, K. Tsuneno<sup>1</sup>, T. Muta<sup>1</sup>, and Y. Kawashima<sup>2</sup> (<sup>1</sup>*Renesas System Design, Japan*, <sup>2</sup>*Renesas Electronics, Japan*)

## Session 9: Interconnects

Chairpersons: Takashi Kurusu (*Toshiba, Japan*)  
Hiroyuki Takashino (*Sony Semiconductor Manufacturing, Japan*)

### 9-1 13:30–13:50

“Back-end Limitations in Advanced Nodes and Alternatives”  
A. Ayres<sup>1</sup>, O. Rozeau<sup>2</sup>, B. Borot<sup>1</sup>, L. Fesquet<sup>3</sup>, G. Cibrario<sup>2</sup>, and M. Vinet<sup>2</sup> (<sup>1</sup>*STMicroelectronics, France*, <sup>2</sup>*CEA-Leti, France*, <sup>3</sup>*Univ. Grenoble Alpes, France*)

### 9-2 13:50–14:10

“Atoms-to-Circuits Simulation Investigation of CNT Interconnects for Next Generation CMOS Technology”  
J. Lee<sup>1</sup>, J. Liang<sup>2</sup>, S. Amoroso<sup>3</sup>, T. Sadi<sup>1,4</sup>, L. Wang<sup>3</sup>, P. Asenov<sup>3</sup>, A. Pender<sup>3</sup>, D. Reid<sup>3</sup>, V. Georgiev<sup>1</sup>, C. Millar<sup>3</sup>, A. Todri-Sanial<sup>2</sup>, and A. Asenov<sup>1</sup> (<sup>1</sup>*Univ. Glasgow, UK*, <sup>2</sup>*Univ. of Montpellier, France*, <sup>3</sup>*Synopsys Inc., UK*, <sup>4</sup>*Aalto Univ., Finland*)

### 9-3 14:10–14:30

“The Impact of Vacancy Defects on CNT Interconnects: From Statistical Atomistic Study to Circuit Simulations”  
J. Lee<sup>1</sup>, S. Berrada<sup>1</sup>, J. Liang<sup>2</sup>, T. Sadi<sup>1,3</sup>, V. Georgiev<sup>1</sup>, A. Todri-Sanial<sup>2</sup>, D. Kalita<sup>4,5</sup>, R. Ramos<sup>6,5</sup>, H. Okuno<sup>4,5</sup>, J. Dijon<sup>6,5</sup>, and A. Asenov<sup>1</sup> (<sup>1</sup>*Univ. Glasgow, UK*, <sup>2</sup>*Univ. of Montpellier, France*, <sup>3</sup>*Aalto Univ., Finland*, <sup>4</sup>*CEA-INAC, France*, <sup>5</sup>*Univ. Grenoble Alpes, France*, <sup>6</sup>*CEA-LITEN, France*)

9-4 14:30–14:50

“Modeling Electromigration in Nanoscaled Copper Interconnects”

L. Filipovic<sup>1</sup>, R.L. deOrio<sup>2</sup>, W.H. Zisser<sup>1</sup>, and S. Selberherr<sup>1</sup> (<sup>1</sup>*TU Wien, Austria*, <sup>2</sup>*UNICAMP, Brazil*)

**Poster Session** [September 8, 15:00–17:00]

Chairperson: Nobuhiko Nakano (*Keio Univ., Japan*)

- P1** “Comparison of Basis Sets for Efficient Ab-initio Modeling of Semiconductors,” D. Vaidya, S. Lodha, and S. Ganguly (*IIT Bombay, India*)
- P2** “On Electronic Structure and Geometry of MoX<sub>2</sub> (X = S, Se, Te) and Black Phosphorus by ab initio Simulation with Various van der Waals Corrections,” Y.-C. Tsai and Y. Li (*National Chiao Tung Univ., Taiwan*)
- P3** “Atomistic Simulation of Band-to-Band Tunneling in SiGe: Influence of Alloy Scattering,” H.-H. Park<sup>1</sup>, S. Jin<sup>1</sup>, W. Choi<sup>1</sup>, M. Luisier<sup>2</sup>, J. Kim<sup>3</sup>, and K.-H. Lee<sup>3</sup> (<sup>1</sup>*Samsung Semiconductor Inc., USA*, <sup>2</sup>*ETH Zurich, Switzerland*, <sup>3</sup>*Samsung Electronics Corp., Korea*)
- P4** “Transport Simulations with Density-Matrix-Based Real-Time Time-Dependent Density Functional Theory,” S. Andermatt<sup>1</sup>, M.H. Bani-Hashemian<sup>1</sup>, S. Brück<sup>1</sup>, J. VandeVondele<sup>2</sup>, and M. Luisier<sup>1</sup> (<sup>1</sup>*ETH Zurich, Switzerland*, <sup>2</sup>*Swiss National Supercomputing Centre, Switzerland*)
- P5** “Analysis of Screening Effects in Multiple-Gate and Gate-All-Around Si NW array FETs,” G. Darbandy<sup>1</sup>, S. Mothes<sup>1</sup>, M. Schröter<sup>1,2</sup>, and M. Claus<sup>1</sup> (<sup>1</sup>*TU Dresden, Germany*, <sup>2</sup>*Univ. California at San Diego, USA*)
- P6** “Analysis of Neutron-induced Soft Error Rates on 28nm FD-SOI and 22nm FinFET Latches by the PHITS-TCAD Simulation System,” J. Furuta, S. Umehara, and K. Kobayashi (*Kyoto Inst. of Technology, Japan*)
- P7** “On the Design Challenges of Drain Extended FinFETs for Advance SoC Integration,” B.S. Kumar, M. Paul, and M. Shrivastava (*Indian Institute of Science Bangalore, India*)
- P8** “Evaluation of reconfigurable tunnel FETs for low power and high performance operation,” S. Blawid<sup>1</sup>, D.L.M. deAndrade<sup>1</sup>, F. Wolf<sup>2</sup>, S. Mothes<sup>2</sup>, and M. Claus<sup>2</sup> (<sup>1</sup>*Univ. de Brasilia, Brazil*, <sup>2</sup>*TU Dresden, Germany*)
- P9** “PNIN-GAA-Tunnel FET with Palladium Catalytic Metal Gate as a Highly Sensitive Hydrogen Gas Sensor,” J. Madan, S. Shekhar, and R. Chaujar (*Delhi Technological Univ., India*)
- P10** “Computational Modeling of Hybrid Graphene/Quantum Dot Photodetector,” H. Imran, S. Iqbal, A. Farooq, and N.Z. Butt (*Lahore Univ. of Management Sciences, Pakistan*)
- P11** “Design of High Performance Graphene/Silicon Photodetectors,” S. Iqbal, H. Imran, U.B. Qasim, and N.Z. Butt (*Lahore Univ. of Management Sciences, Pakistan*)
- P12** “Effect of strain on electron mobility in graphene,” H. Hirai, M. Ogawa, and S. Souma (*Kobe Univ., Japan*)
- P13** “Time dependent quantum dynamical study of laser induced current switching in graphene,” S. Souma, T. Akiyama, K. Sasaoka, and M. Ogawa (*Kobe Univ., Japan*)
- P14** “Performance Evaluation of Ferroelectric MOSFETs based on Gibbs Free Energy,” X. Zhang and G. Liang (*National Univ. of Singapore, Singapore*)
- P15** “Angular dependence of nonparabolicity factor of energy band structures,” N. Fujimoto, A. Hiroki, and S. Hiratoko (*Kyoto Inst. of Technology, Japan*)

- P16** “Analytical model of Energy Level Alignment at Metal-Organic Interface facilitating Hole Injection,” X. Shi, G. Xu, X. Duan, N. Lu, L. Li, and M. Liu (*Chinese Academy of Sciences, China*)
- P17** “Effects of Surface Orientation and Body Thickness on the Performance of III-V Ultrathin-Body nMOSFETs,” T.-H. Yu (*DesignFet Company, Taiwan*)
- P18** “Simulation of GaN MOS capacitance with frequency dispersion and hysteresis,” K. Fukuda<sup>1</sup>, J. Hattori<sup>1</sup>, H. Asai<sup>1</sup>, M. Shimizu<sup>1</sup>, and T. Hashizume<sup>2</sup> (<sup>1</sup>*AIST, Japan*, <sup>2</sup>*Hokkaido Univ., Japan*)
- P19** “Feature Scale Simulation for Advanced Processing,” P. Moroz<sup>1</sup> and D. Moroz<sup>2</sup> (<sup>1</sup>*TEL Technology Center, USA*, <sup>2</sup>*Harvard Univ., USA*)
- P20** “Modeling of the effective field dependent mobility for TCAD simulation of DRAM cell transistors considering the random discrete dopants,” D. Kim, H. Yu, S. Rhee, and Y.J. Park (*Seoul National Univ., Korea*)
- P21** “Towards Physics-Based DTCO for Performance of Advanced Technology Nodes,” Z. Stanojević, O. Baumgartner, M. Karner, C. Kernstock, H.-W. Karner, H. Demel, G. Strof, and F. Mitterbauer (*Global TCAD Solutions GmbH, Austria*)
- P22** “TCAD Simulation Methodology for Full 3-D Electro-Physical and Advanced Thermal Analysis of Power Modules,” P. Příbytný, A. Chvála, J. Marek, and D. Donoval (*STU in Bratislava, Slovakia*)
- P23** “Electrothermal Analysis of Power Multifinger HEMTs Supported by Advanced 3-D Device Simulation,” A. Chvála<sup>1</sup>, J. Marek<sup>1</sup>, P. Příbytný<sup>1</sup>, A. Šatka<sup>1</sup>, S. Stoffels<sup>2</sup>, N. Posthuma<sup>2</sup>, S. Decoutere<sup>2</sup>, and D. Donoval<sup>1</sup> (<sup>1</sup>*STU in Bratislava, Slovakia*, <sup>2</sup>*IMEC, Belgium*)
- P24** “Simulation of Turn-off Oscillation Suppression in Silicon Insulated Gate Bipolar Transistors,” S. Machida and K. Nomura (*Toyota Central R&D Labs. Inc., Japan*)
- P25** “Compact Modeling of Normally-on MOSFET Applicable for Any Technology Generations,” T. Iizuka, Y. Hirano, T. Umeda, H. Kikuchihara, H. Miyamoto, D. Navarro, M. Miura-Mattausch, and H.J. Mattausch (*Hiroshima Univ., Japan*)
- P26** “Accurate BEOL Statistical Modeling Methodology with Circuit-Level Multi-Layer Process Variations,” Y.-S. Song<sup>1,2</sup>, C.-Y. Chu<sup>1</sup>, J. Jeon<sup>1</sup>, U.-H. Kwon<sup>1</sup>, K.-H. Lee<sup>1</sup>, and S. Kim<sup>2</sup> (<sup>1</sup>*Samsung Electronics Corp., Korea*, <sup>2</sup>*Sung Kyun Kwan Univ., Korea*)
- P27** “Implementing Physical Unclonable Functions Using PCM Arrays,” E. Piccinini<sup>1</sup>, R. Brunetti<sup>2</sup>, and M. Rudan<sup>1</sup> (<sup>1</sup>*Univ. of Bologna, Italy*, <sup>2</sup>*Univ. of Modena and Reggio Emilia, Italy*)

---

## September 9

---

### Session 10: Transport

Chairpersons: Hideki Minari (*Sony Semiconductor Solutions, Japan*)  
Satofumi Souma (*Kobe Univ., Japan*)

**10-1** 9:00–9:30 [invited talk]

“The Impact of Hetero-junction and Oxide-interface Traps on the Performance of InAs/Si and InAs/GaAsSb Nanowire Tunnel FETs”

A. Schenk<sup>1</sup>, S. Sant<sup>1</sup>, K. Moselund<sup>2</sup>, H. Riel<sup>2</sup>, E. Memisevic<sup>3</sup>, and L.-E. Wernersson<sup>3</sup> (<sup>1</sup>*ETH Zurich, Switzerland*, <sup>2</sup>*IBM Research-Zurich, Switzerland*, <sup>3</sup>*Lund Univ., Sweden*)

**10-2** 9:30–9:50

“Analysis of quasi-ballistic hole transport capability of Ge and Si nanowire pMOSFETs by a quantum-corrected Boltzmann transport equation”

H. Tanaka, J. Suda, and T. Kimoto (*Kyoto Univ., Japan*)

**10-3** 9:50–10:10

“Multi-Subband Ensemble Monte Carlo Study of Tunneling Leakage Mechanisms”

C. Medina-Bailon<sup>1</sup>, T. Sadi<sup>2</sup>, C. Sampedro<sup>1</sup>, J.L. Padilla<sup>1</sup>, A. Godoy<sup>1</sup>, L. Donetti<sup>1</sup>, V. Georgiev<sup>2</sup>, F. Gamiz<sup>1</sup>, and A. Asenov<sup>2</sup> (<sup>1</sup>*Univ. Granada, Spain*, <sup>2</sup>*Univ. Glasgow, UK*)

10:10–10:30 *Coffee Break*

**10-4** 10:30–10:50

“Advanced Quasi-Self-consistent Monte Carlo Simulations on High-Frequency Performance of Nanometer-scale GaN HEMTs Considering Local Phonon Distribution”

N. Ito, R. Sawabe, and Y. Awano (*Keio Univ., Japan*)

**10-5** 10:50–11:10

“Analysis of Anisotropic Ionization Coefficient in Bulk 4H-SiC with Full-Band Monte Carlo Simulation”

R. Fujita<sup>1</sup>, K. Konaga<sup>1</sup>, Y. Ueoka<sup>1</sup>, T. Kotani<sup>2</sup>, Y. Kamakura<sup>1</sup>, and N. Mori<sup>1</sup> (<sup>1</sup>*Osaka Univ., Japan*, <sup>2</sup>*Tottori Univ., Japan*)

**10-6** 11:10–11:30

“Hot Carrier Study Including e-e Scattering Based on a Backward Monte Carlo Method”

M. Kampl and H. Kosina (*TU Wien, Austria*)

**Session 11: High Speed Switching Devices and Noise**

Chairpersons: Shigeyasu Uno (*Ritsumeikan Univ., Japan*)

Yoshinori Oda (*Keio Univ., Japan*)

**11-1** 9:30–9:50

“Advanced non-quasi-static (NQS) compact model for characterization of non-resonant plasmonic terahertz detector”

S.H. Ahn, M.W. Ryu, E. Jang, H.J. Jeon, and K.R. Kim (*Ulsan National Institute of Science and Technology, Korea*)

**11-2** 9:50–10:10

“Simulation of THz Emission by Plasma Waves in GaAs Devices Based on the Boltzmann Transport Equation”

Z. Kargar, D. Ruić, T. Linn, and C. Jungemann (*RWTH Aachen Univ., Germany*)

10:10–10:30 *Coffee Break*

**11-3** 10:30–10:50

“High Speed Low Power All Spin Logic Devices Assisted by Negative Capacitance Amplified Voltage Controlled Magnetic Anisotropy Effect”

T. Gao<sup>1,2</sup>, L. Zeng<sup>1,2</sup>, D. Zhang<sup>1,2</sup>, X. Qin<sup>1,2</sup>, M. Long<sup>1,2</sup>, Y. Zhang<sup>1,2</sup>, and W. Zhao<sup>1,2</sup> (<sup>1</sup>*Beihang Univ., China*, <sup>2</sup>*Fert Beijing Inst., China*)

**11-4** 10:50–11:10

“Sub 0.5 V bias voltage operation of a triple-topgate graphene tunnel field effect transistor”

S. Suzuki, A.M.M. Hamman, M.E. Schmidt, M. Muruganathan, and H. Mizuta (*JAIST, Japan*)



**11-5** 11:10–11:30

“Random Telegraph Noise analysis in Redox-based Resistive Switching Devices Using KMC Simulations”

E. Abbaspour<sup>1</sup>, S. Menzel<sup>2</sup>, and C. Jungemann<sup>1</sup> (<sup>1</sup>*RWTH Aachen Univ., Germany*, <sup>2</sup>*Peter Gruenberg Institut, Forschungszentrum Juelich, Germany*)

11:30–13:00 *Lunch*

### Session 12: Future Devices

Chairpersons: Hirokazu Hayashi (*Lapis Semiconductor, Japan*)

Andreas Schenk (*ETH Zurich, Switzerland*)

**12-1** 13:00–13:20

“Simulation Based DC and Dynamic Behaviour Characterization of Z2FET”

F. Adamu-Lema<sup>1</sup>, M. Duan<sup>1</sup>, C. Navaro<sup>2</sup>, V. Georgiev<sup>1</sup>, B. Cheng<sup>3</sup>, X. Wang<sup>3</sup>, C. Millar<sup>3</sup>, F. Gamiz<sup>2</sup>, and A. Asenov<sup>1</sup> (<sup>1</sup>*Univ. Glasgow, UK*, <sup>2</sup>*Univ. Granada, Spain*, <sup>3</sup>*Synopsys Inc., UK*)

**12-2** 13:20–13:40

“Z2FET DC hysteresis: deep understanding and preliminary model”

J. Lacord<sup>1</sup>, S. Martinie<sup>1</sup>, M. Parihar<sup>2</sup>, K. Lee<sup>2</sup>, M. Bawedin<sup>2</sup>, S. Cristoloveanu<sup>2</sup>, Y. Taur<sup>3</sup>, and J.-C. Barbé<sup>1</sup> (<sup>1</sup>*CEA-Leti, France*, <sup>2</sup>*Univ. Grenoble Alpes, IMEP-LAHC, France*, <sup>3</sup>*Univ. of California, San Diego, USA*)

**12-3** 13:40–14:00

“2D-TCAD Simulation on Retention Time of Z2FET for DRAM Application”

M. Duan<sup>1</sup>, F. Adamu-Lema<sup>1</sup>, B. Cheng<sup>2</sup>, C. Navarro<sup>3</sup>, X. Wang<sup>2</sup>, V. Georgiev<sup>1</sup>, F. Gamiz<sup>3</sup>, C. Millar<sup>2</sup>, and A. Asenov<sup>1,4</sup> (<sup>1</sup>*Univ. Glasgow, UK*, <sup>2</sup>*Synopsys Inc., UK*, <sup>3</sup>*Univ. Granada, Spain*, <sup>4</sup>*Synopsys, UK*)

**12-4** 14:00–14:20

“Optimization guidelines of A2RAM cell performance through TCAD simulations”

F. Tchewakam<sup>1,2</sup>, J. Lacord<sup>1</sup>, M. Bawedin<sup>2</sup>, S. Martinie<sup>1</sup>, S. Cristoloveanu<sup>2</sup>, and J.-C. Barbé<sup>1</sup> (<sup>1</sup>*CEA-Leti, France*, <sup>2</sup>*Univ. Grenoble Alpes, IMEP-LAHC, France*)

**12-5** 14:20–14:40

“A Physical Model of the Abnormal Behavior of Hydrogen-Terminated Diamond MESFET”

H.Y. Wong, N. Braga, and R.V. Mickevicius (*Synopsys Inc., USA*)

### Session 13: Band Structure II : 2D and Nano Systems

Chairpersons: Chioko Kaneta (*Fujitsu Laboratories Ltd., Japan*)

Satofumi Souma (*Kobe Univ., Japan*)

**13-1** 13:00–13:20

“Dielectric Properties of Mono- and Bilayers Determined from First Principles”

A. Laturia and W. Vandenberghe (*Univ. Texas at Dallas, USA*)

**13-2** 13:20–13:40

“Performance investigation of uniaxially strained phosphorene n-MOSFETs”

S. Jung, J. Seo, S. Heo, and M. Shin (*School of Electrical Engineering, KAIST, Korea*)

**13-3** 13:40–14:00

“Modeling of Black Phosphorus vertical TFETs without chemical doping for drain”

S.-C. Lu<sup>1,2</sup>, Y. Kim<sup>1,3</sup>, M. Mohamed<sup>4</sup>, M. Gilbert<sup>1,3</sup>, and U. Ravaioli<sup>1,2</sup> (<sup>1</sup>*Univ. of Illinois at Urbana-Champaign, USA*, <sup>2</sup>*Beckman Inst., USA*, <sup>3</sup>*Micro and Nanotechnology Lab., USA*, <sup>4</sup>*Lincoln Lab., MIT, USA*)

**13-4** 14:00–14:20

“First-principle calculations of the non-equilibrium polarization in ultra-small Si nanowire devices”

G. Mil'nikov<sup>1</sup>, J. Iwata<sup>2</sup>, N. Mori<sup>1</sup>, and A. Oshiyama<sup>2</sup> (<sup>1</sup>*Osaka Univ., Japan*, <sup>2</sup>*The Univ. of Tokyo, Japan*)

14:20–15:00 *Coffee Break*

### Session 14: SOI, Double-Gate and FinFET

Chairpersons: Koichi Fukuda (*AIST, Japan*)

Akira Hiroki (*Kyoto Inst. Tech., Japan*)

**14-1** 15:00–15:20

“Modeling of crystal impurities in III-V ultra-thin body field-effect transistors within the empirical tight-binding framework”

M. Rau<sup>1</sup>, H.-H. Park<sup>2</sup>, and M. Luisier<sup>1</sup> (<sup>1</sup>*ETH Zurich, Switzerland*, <sup>2</sup>*Samsung Semiconductor Inc., USA*)

**14-2** 15:20–15:40

“TCAD Analysis of SiGe Channel FinFET Devices”

J. Cho, F. Geelhaar, L. Vanamurthy, R. Sporer, and F. Benistant (*GLOBALFOUNDRIES, USA*)

**14-3** 15:40–16:00

“Fast evaluation of Continuous-RX impact on performance for Strained FDSOI”

J. Lacord, M.-A. Jaud, T. Poiroux, and J.-C. Barbé (*CEA-Leti, France*)

**14-4** 16:00–16:20

“Versatile Technology Modeling for 22FDX Platform Development”

E.M. Bazizi<sup>1</sup>, A. Zaka<sup>1</sup>, T. Herrmann<sup>1</sup>, I. Cortes<sup>1</sup>, L. Jiang<sup>1</sup>, M.H.J. Goh<sup>1</sup>, S. DebRoy<sup>1</sup>, E. Nowak<sup>1</sup>, G. Kluth<sup>1</sup>, P. Javorka<sup>1</sup>, L. Pirro<sup>2</sup>, J. Mazurier<sup>2</sup>, D. Harame<sup>1</sup>, T. Kammler<sup>1</sup>, J. Hoentschel<sup>1</sup>, J. Schaeffer<sup>1</sup>, F. Benistant<sup>1</sup>, and B. Rice<sup>1</sup> (<sup>1</sup>*GLOBALFOUNDRIES, Germany*, <sup>2</sup>*CEA-Leti, France*)

**14-5** 16:20–16:40

“Optimization of RF-22nm FDSOI Figures of Merit with 3D TCAD simulation”

P. Scheiblin<sup>1</sup>, A. Zaka<sup>2</sup>, E.M. Bazizi<sup>2</sup>, T. Herrmann<sup>2</sup>, J. Lacord<sup>1</sup>, L. Lucci<sup>1</sup>, S. Morvan<sup>1,2</sup>, L. Pirro<sup>1,2</sup>, Y. Andee<sup>1,2</sup>, J. Mazurier<sup>1,2</sup>, D. Harame<sup>2</sup>, and J.-C. Barbé<sup>1</sup> (<sup>1</sup>*CEA-Leti, France*, <sup>2</sup>*GLOBALFOUNDRIES, Germany*)

16:40–16:50 *Closing*

K. Sonoda (*Renesas Electronics, Japan*)

## Conference Schedule

Date	Room	Morning	Afternoon 1	Afternoon 2	Evening
Thursday Sept. 7	A	9:00–11:35 1. Plenary (3 Invited)	13:00–14:50 2. Band Structure I (1 Invited + 4 Regulars)	15:10–17:00 4. Nanowire (1 Invited + 4 Regulars)	18:00–20:00 Reception
	B		13:30–14:50 3. Computational Methodology (4 Regulars)	15:40–17:00 5. Material and Geometry Impact (4 Regulars)	
Friday Sept. 8	A	9:00–11:30 6. Reliability (1 Invited + 5 Regulars)	13:00–14:50 8. Non-volatile Memory (1 Invited + 4 Regulars)		
	B	9:30–11:30 7. Power Devices (5 Regulars)	13:30–14:50 9. Interconnects (4 Regulars)		
	C			15:00–17:00 Poster Session (27 Posters)	
Saturday Sept. 9	A	9:00–11:30 10. Transport (1 Invited + 5 Regulars)	13:00–14:40 12. Future Devices (5 Regulars)	15:10–16:50 14. SOI, Double-Gate and FinFET (5 Regulars)	
	B	9:30–11:30 11. High Speed Switching Devices and Noise (5 Regulars)	13:30–14:20 13. Band Structure II (4 Regulars)		

## Author Index

Abbaspour E	11-5	Cianci E	5-4
Adamu-Lema F	4-3, 12-1, 12-3	Cibrario G	9-1
Aden-Ali I	5-1	Claus M	P5, P8
Ahn SH	11-1	Collaert N	2-5
Akiyama T	P13	Cortes I	14-4
Al-Ameri T	4-3	Cosnier T	7-4
Amoroso S	9-2	Cristoloveanu S	12-2, 12-4
Andee Y	14-5		
Andermatt S	P4	Darbandy G	P5
Asai H	P18	Dasgupta A	6-6
Asenov A	4-3, 9-2, 9-3, 12-1, 10-3, 12-3	Datta S	8-4
Asenov P	9-2	deAndrade DLM	P8
Awano Y	10-4	DebRoy S	14-4
Ayres A	9-1	Decoutere S	P23
Aziz A	8-4	Demel H	P21
		deOrio RL	9-4
Baines Y	7-2	Dijon J	9-3
Bani-Hashemian MH	P4	Donetti L	10-3
Barbé JC	1-2, 6-2, 7-2, 12-2, 14-3, 12-4, 14-5	Donoval D	P22, P23
Barraud S	1-2	Duan M	12-1, 12-3
Baumgartner O	P21	Duan X	P16
Bawedin M	12-2, 12-4		
Bazizi EM	14-4, 14-5	Emekar S	7-3
Bellini M	3-4		
Benistant F	14-2, 14-4	Farooq A	P10
Berrada S	9-3	Fesquet L	9-1
Blaise P	1-2	Fiegna C	5-4
Blawid S	P8	Filipovic L	9-4
Borot B	9-1	Fujimoto N	P15
Bourdet L	1-2	Fujita R	10-5
Braga N	12-5	Fukuda K	P18
Brandbyge M	2-1	Furuta J	P6
Brück S	P4		
Brunetti R	P27	Gamiz F	12-1, 10-3, 12-3
Butt NZ	P10, P11	Ganguly S	7-3, P1
		Gao T	11-3
Chao PJ	4-4	Geelhaar F	14-2
Charles M	7-2	Georgiev V	4-3, 9-2, 9-3, 12-1, 10-3, 12-3
Chatterjee S	3-3	Gilbert M	13-3
Chauhan YS	6-6	Godoy A	10-3
Chaujar R	P9	Goh MHJ	14-4
Chen J	6-3	Groeseneken G	2-5
Cheng B	12-1, 12-3	Gunst T	2-1
Cho J	14-2	Gupta S	8-4
Choi W	4-2, P3		
Choy JH	3-3	Haddara Y	5-1
Chu CY	P26	Hamman AMM	11-4
Chuai X	2-3	Harame D	14-4, 14-5
Chung WY	4-2	Hashimoto M	8-1
Chvála A	P22, P23	Hashizume T	P18

Hattori J	P18	Kimoto T	10-2
Heo S	13-2	Klöpfel F	5-3
Herrmann T	14-4, 14-5	Kluth G	14-4
Hirai H	P12	Knoll L	3-4
Hirano Y	P25	Kobayashi K	3-2, P6
Hiratoko S	P15	Koh R	8-5
Hirokawa S	8-1	Konaga K	10-5
Hiroki A	3-2, P15	Kosina H	10-6
Hoentschel J	14-4	Kotani T	10-5
Hössinger A	5-2, 7-5	Kteyan A	3-3
Hsiao C	6-3	Kumar BS	P7
Hsu LC	6-3	Kumashiro S	3-2
Huang C	6-3	Kwon UH	P26
Huang K	6-3		
Hubert G	6-2		
		Lacord J	1-2, 6-2, 12-2, 14-3, 12-4, 14-5
Iizuka T	P25	Lamagna L	5-4
Imran H	P10, P11	Lamperti A	5-4
Iqbal S	P10, P11	Laturia A	13-1
Ito N	10-4	Lee J	9-2, 9-3
Iwata J	13-4	Lee JH	6-1
		Lee K	12-2
Jang E	11-1	Lee KH	4-2, P3, P26
Jao N	8-4	Lee WK	6-3
Jaud MA	7-2, 14-3	Lee YH	6-1
Javorka P	14-4	Li L	2-3, P16
Jeng MC	6-3	Li Y	4-4, P2
Jeon HJ	11-1	Liang G	P14
Jeon J	P26	Liang Jie	9-2, 9-3
Jeong C	4-2	Liang Jim	6-3
Jha J	7-3	Liao W	8-1
Jiang L	14-4	Lin CK	6-3
Jin S	4-2, P3	Linn T	11-2
Joshi V	7-1	Liu M	2-3, P16
Jung S	13-2	Lodha S	P1
Jungemann C	4-5, 11-2, 11-5	Long M	11-3
		Losa S	5-4
Kalita D	9-3	Lu N	2-3, P16
Kamakura Y	10-5	Lu SC	13-3
Kamei T	3-2	Lucci L	7-4, 14-5
Kammler T	14-4	Luisier M	2-2, 2-4, P3, P4, 14-1
Kampl M	10-6		
Kargar Z	11-2	Ma C	6-4
Karner HW	P21	Machida S	P24
Karner M	P21	Madan J	P9
Kawashima Y	8-5	Magnus W	2-5
Kernstock C	P21	Mahapatra S	6-5
Kikuchihara H	6-4, P25	Maiti TK	6-4
Kim D	P20	Manstetten P	5-2
Kim J	4-2, P3	Marchewka A	8-2
Kim KR	11-1	Marek J	P22, P23
Kim S	P26	Markussen T	2-1
Kim Y	13-3	Martinie S	1-2, 6-2, 12-2, 12-4
		Mattausch HJ	6-4, P25

Mazurier J	14-4, 14-5	Park HH	4-2, P3, 14-1
Medina-Bailon C	10-3	Park YJ	P20
Meer M	7-3	Paul M	P7
Memisevic E	10-1	Pender A	9-2
Menzel S	8-2, 11-5	Pham AT	4-2
Mickevicius RV	12-5	Piccinini E	P27
Millar C	9-2, 12-1, 12-3	Pichler P	5-3
Mil'nikov G	13-4	Pirro L	14-4, 14-5
Miremadi SG	6-4	Plissonier M	7-2
Mishra S	6-5	Poiroux T	14-3
Mitterbauer F	P21	Posthuma N	P23
Miura-Mattausch M	6-4, P25	Pourghaderi MA	4-2
Miyamori M	8-5	Príbytný P	P22, P23
Miyamoto H	6-4, P25		
Mizuta H	11-4	Qasim UB	P11
Mocuta A	2-5	Qin X	11-3
Mohamed M	13-3		
Moreau S	3-3	Rabie M	5-1
Mori N	13-4, 10-5	Ramos R	9-3
Moroz D	P19	Rau M	14-1
Moroz P	P19	Ravaioli U	13-3
Moroz V	6-5	Reid D	9-2
Morvan E	7-2	Rhee S	P20
Morvan S	14-5	Rice B	14-4
Moselund K	10-1	Riel H	10-1
Mothes S	P5, P8	Rohbani N	6-4
Motzny S	6-5	Rossini S	5-4
Mudanai S	4-1	Rostand N	6-2
Mukherjee S	7-3	Roy AS	4-1
Mukhopadhyay S	6-1	Rozeau O	1-2, 6-2, 9-1
Muruganathan M	11-4	Rudan M	P27
Muta T	8-5	Ruić D	4-5, 11-2
		Ryu MW	11-1
Najm F	3-3		
Narayanan V	8-4	Sadi T	9-2, 9-3, 10-3
Navaro C	12-1	Saha D	7-3
Navarro C	12-3	Salahuddin S	1-3
Navarro D	6-4, P25	Sampedro C	10-3
Niquet Y	1-2	Sano N	1-1
Noei M	4-5	Sant S	2-2, 10-1
Nomura K	P24	Sasaoka K	P13
Nowak E	14-4	Šatka A	P23
		Sawabe R	10-4
Odanaka S	3-1	Schaeffer J	14-4
Ogawa M	P12, P13	Scheiblin P	7-2, 14-5
Okuno H	9-3	Schenk A	2-2, 10-1
Oshiyama A	13-4	Schmidt ME	11-4
		Schröter M	P5
Padilla JL	10-3	Selberherr S	5-2, 7-5, 9-4
Pala M	7-4	Semenikhin I	5-4
Palsgaard M	2-1	Seo J	13-2
Parihar M	12-2	Shankar B	7-1
Park C	4-2	Shekhar S	P9

Shi X	P16	Van de Put M	2-5
Shimizu M	P18	Vanamurthy L	14-2
Shin M	13-2	Vandenberghe W	13-1
Sho S	3-1	VandeVondele J	P4
Shrivastava M	7-1, P7	Vercesi F	5-4
Šimonka V	7-5	Verhulst A	2-5
Song L	8-3	Verreck D	2-5
Song YS	P26	Vinet M	9-1
Sorée B	2-5		
Souma S	P12, P13	Wang L	9-2
Sporer R	14-2	Wang X	12-1, 12-3
Stanojević Z	P21	Wang Y	2-3
Stoffels S	P23	Wang YF	6-1
Stokbro K	2-1	Waser R	8-2
Strof G	P21	Wei W	2-3
Su KW	6-3	Weinbub J	5-2, 7-5
Suda J	10-2	Wernersson LE	10-1
Sukharev V	3-3	Wiemer C	5-4
Sung WL	4-4	Wolf F	P8
Suzuki S	11-4	Wong HY	6-5, 12-5
Takhar K	7-3	Xu G	P16
Tallarida G	5-4		
Tanaka H	10-2	Ye C	2-3
Taur Y	12-2	Yu H	P20
TchemeWakam F	12-4	Yu TH	P17
Tiwari SP	7-1		
Todri-Sanial A	9-2, 9-3	Zaka A	14-4, 14-5
Torrès A	7-2, 7-4	Zanuccoli M	5-4
Triozone F	1-2	Zeng L	11-3
Tsai YC	P2	Zeng Z	1-2
Tsai YS	6-1	Zhang D	11-3
Tsuneno K	8-5	Zhang J	8-3
		Zhang X	P14
Ueoka Y	10-5	Zhang Y	11-3
Umeda T	P25	Zhao W	11-3
Umehara S	P6	Ziegler A	2-4
		Zisser WH	9-4
Vaidya D	P1		