



SENTINEL

ic technologies

www.sentinel-ic.com

Practical Process Variation Design Environments for Yield Maximization

James Victory, Juan Cordovez

Simulation and Characterization of Statistical CMOS Variability and Reliability Workshop

September 9, 2010

Outline



1

Yield Impact on the Bottom Line

2

Overcoming Challenges Common to Statistical/Corner Models

3

Flexible Design Environments for Efficient Circuit Design

4

Split Lot Treatment: Design for Manufacturing Yield

5

Summary



Outline



1 Yield Impact on the Bottom Line

2 Overcoming Challenges Common to Statistical/Corner Models

3 Flexible Design Environments for Efficient Circuit Design

4 Split Lot Treatment: Design for Manufacturing Yield


5 Summary



A 65nm GPS SoC Case Study: Yield Improvement Impact on Bottom Line




ic technologies



compounding yield loss effects ↓



BOM Cost Analysis	
Die W (mm)	4.4
Die H (mm)	4.4
mm ² Die Area Total	19.36
Gross Die/Wafer (300 mm)	3358
Estimated Die Cost	\$0.74
Fab Process Yield	95%
Probe Yield	85%
Probe Cost (2s @7c)	\$0.14
Probe Yield Cost	\$0.21
Package Cost	\$0.40
RF Yield	85%
Mechanical Yield	99%
Final RF Test Cost (3s @5c)	\$0.15
RF Yield Cost	\$0.27
Baseband Yield	95%
Final BB Test Cost (2s @6c)	\$0.12
BB Yield Cost	\$0.10
Bake, Pack, Ship	\$0.06
Parts Shipped per wafer	2146
Total Device Cost	\$2.19



Small Yield Improvement Generates Large** Cost Savings
 **Highly dependent on application and market



Goal of Yield Maximization: Reduce Over and Under Design



Model overestimates process variation and fails to capture inter-device correlations

- ❑ Designers struggle to meet specification compliance, increasing development cycle times
- ❑ Designers resort to inefficient methods to compensate variation, derating specs, increasing die size, etc...
- ❑ Suboptimal mass production device performance


Model is offset from fab specification means, distributions, & correlations

- ❑ Designers unable to simulate actual fab performance, collapsing yield and reliability.
- ❑ Nonfunctional Silicon
- ❑ Delays in product readiness
- ❑ Suboptimal mass production device performance



Comprehensive Yield Maximization

Requires More than Conventional Corner and Statistical Models



Pillars of Design for Yield Maximization



Accurate

- Deploy physical extraction techniques such as BPV, and capture correlation
- Statistical process control data interrogation, understand limitations
- Deploy Fab loop closure to eliminate over and under design


$$\sigma_{\delta EGi}^2 = \sum_k \left(\frac{\partial EGi}{\partial PGk} \right)^2 \sigma_{\delta PGk}^2$$

Flexible

- More than just worst case corners which limit exploration of entire process variation space
- More than just Monte Carlo which is an expensive way to find root causes of design sensitivity
- Give the designer the power to explore the entire process variation space, effeciently

Accessible

- Designer intuitive implementation in PDK environments
- Direct links to fab data for real time tracking
- Relevant to all designs including RF, analog, power



Outline




- 1 Yield Impact on the Bottom Line
- 2 Overcoming Challenges Common to Statistical/Corner Models**
- 3 Flexible Design Environments for Efficient Circuit Design
- 4 Split Lot Treatment: Design for Manufacturing Yield
- 5 Summary




Local and Global PCM Variation: The Nanoscale Challenge

- ❑ PCM data is no longer dominated by global *correlated* variation.
- ❑ Large local **uncorrelated** variation is apparent in PCM data in particular for **minimum** geometries (effects are graded over the geometry range).
- ❑ Model extraction based on PCM is complicated by presence of correlated and uncorrelated effects for the same physical parameter.



Local and Global PCM Variation: How to Capture in Models

- Statistical model generation requires 3 step process
 1. Extract local mismatch variation (PL) using BPV from conventional mismatch data (EL)
 2. Subtract local variation from total PCM variation (EG)
 3. Extract global variation (PG)



Local Mismatch

$$\sigma_{\delta ELi}^2 = \sum_k \left(\frac{\partial ELi}{\partial PLk} \right)^2 \sigma_{\delta PLk}^2$$


Global

$$\sigma_{\delta EGi}^2 - \sigma_{\delta PL}^2 = \sum_k \left(\frac{\partial EGi}{\partial PGk} \right)^2 \sigma_{\delta PGk}^2$$




Overlooked/Hidden Correlations: Tox Case Study

- ❑ Process variation induces electrical performance correlation across multiple device types
- ❑ Certain correlations are often over looked in models such as thin and thick gate oxide, salicide, ILD, and others.
- ❑ Accurate modeling achieved through isolation of root uncorrelated physical parameters and mapping into affected device models



Largely Uncorrelated Process Parameters
ToxA and ToxB
ToxA Induces LV and HV FET Tox Correlation



$$\sigma_{ToxA}^2 = \sigma_{ToxLVpcm}^2$$

$$\sigma_{ToxA}^2 + \sigma_{ToxB}^2 = \sigma_{ToxHVpcm}^2$$

$$\sigma_{ToxB}^2 = \sigma_{ToxHVpcm}^2 - \sigma_{ToxA}^2$$

Outline




- 1 Yield Impact on the Bottom Line
- 2 Overcoming Challenges Common to Statistical/Corner Models
- 3 Flexible Design Environments for Efficient Circuit Design**
- 4 Split Lot Treatment: Design for Manufacturing Yield
- 5 Summary



Fab Loop Closure

Complete Loop Closure Example



What is Fab Loop Closure?

- Critical component of statistical model generation
- Methodology to guarantee fab to model alignment of means, σ , and correlation across specifications
- Identifies device correlation induced by shared process parameters and subsequent effects on electrical performance
- Hidden inter and intra device correlations accurately captured
- Critical protection against fab to model performance drifts over time
- Minimizes wasteful over design and under design
- Deployed as automated web system



Flexibly Explore Process Variation Space: Sentinel VSTAT Simulation Environment



VSTAT GUI Example

Corner Definitions

Variables	Corners	nominal	VSTAT
beol.scs	beol_tt	vstat	vstat
cap.scs	cap_tt	vstat	vstat
global.scs	tt_global	vstat	vstat
mos_lv.scs	tt	vstat	vstat
mos_hv.scs	tt_hv	vstat	vstat
res.scs	res_tt	vstat	vstat
temp	27	27	
mobility_nlv	0	-3	
mobility_plv	0	-3	
vt_imp_nlv	0	-2.25	
vt_imp_plv	0	-2.25	
toxA	0	1.5	
mim_tox	0	1.5	
rnwell	0	0	
pcd	0	-2	
toxB	0	1.5	
acd	0	-1	
rpoly	0	2	
iid	0	0	

⋮

Uncorrelated
VSTAT Parameters

What is VSTAT?

- ❑ A flexible corner model environment that enables parametric modulation of critical uncorrelated process parameters continuously and independently


Why is VSTAT beneficial?

- ❑ Removes barriers presented by fixed corners and monte carlo statistical models.
- ❑ Empowers designers to flexibly and efficiently explore circuit sensitivities across the entire process variation space.

- User defined parameter modulations
- Available as design environment variables for parametric sweeping



Flexibly Explore Process Variation Space: VSTAT Example



Outline



- 1 Yield Impact on the Bottom Line
- 2 Overcoming Challenges Common to Statistical/Corner Models
- 3 Flexible Design Environments for Efficient Circuit Design
- 4 Split Lot Treatment: Design for Manufacturing Yield**
- 5 Summary



Overcoming SPLIT Lot Limitations: Sentinel VirtuaLOT*



SPLIT Lots ◆


- Impose fixed process variation to test design robustness to process variation
- All conditions realistically cannot be explored.
- Conditions produce silicon with statistically improbable results, forcing designers to waste time and design performance to “comply”.

VirtuaLOT

- Pre-fabrication simulation of SPLIT Lots
- Provides insight into circuit sensitivities to determine priority split conditions
- Reduces fabrication of statistically improbable silicon split lots

	Split Parameters (SP)																	
	Gate Oxide Thickness (TOX)			Poly Silicon Critical Dimension (CD _{poly})			Active Area Critical Dimension (CD _{AA})			N-type Implant M0SFET Doping (N _{impl})			P-type Implant M0SFET Doping (P _{impl})			Poly Silicon Doping (N _{poly})		
	H	M	L	H	M	L	H	M	L	H	M	L	H	M	L	H	M	L
Split 1		x			x			x			x			x				x
Split 2			x			x			x			x			x			x
Split 3	x			x			x			x			x			x		
Split 4	x			x				x			x			x			x	
Split 5			x			x			x			x			x			x

N^{SP} produces 729 SPLITs!



VirtualLOT PDK/Model Implementation


VirtualLOT GUI Example

Sentinel VirtualLOT: Corner Lot Split Conditions		
Process Module	Split Condition	Selection
Active	With Dummy Fill	<input type="radio"/>
	Without Dummy Fill	<input checked="" type="radio"/>
Gate Oxide	POR +1%	<input type="radio"/>
	POR	<input checked="" type="radio"/>
	POR -1%	<input type="radio"/>
PCH3 Vt	POR +6%	<input type="radio"/>
	POR	<input checked="" type="radio"/>
	POR -6%	<input type="radio"/>
PCH Vt	POR +6%	<input type="radio"/>
	POR	<input checked="" type="radio"/>
	POR -6%	<input type="radio"/>
NCH3 Vt	POR +6%	<input type="radio"/>
	POR	<input checked="" type="radio"/>
	POR -6%	<input type="radio"/>
NCH Vt	POR +6%	<input type="radio"/>
	POR	<input checked="" type="radio"/>
	POR -6%	<input type="radio"/>
Poly CD	POR -0.01um (F)	<input type="radio"/>
	POR (N)	<input checked="" type="radio"/>
	POR +0.01um (S)	<input type="radio"/>

POR: Process of Record

Generate VirtualLOT Models

Map into
Process Parameters



```

section VLOT_DELTAS_SPLIT_1
Parameters
VLOT_Dnpoly=-0.15
VLOT_Dcd_poly=3.3e-9
VLOT_Dsti=-0.13e-7
VLOT_Dtox=-1.5e-10
VLOT_Dcdaa=-1.1e-9
VLOT_Dnnfet=-0.12
VLOT_Dppfet=-0.12
endsectionVLOT_DELTAS_SPLIT_1
    
```

Map into
Model Equations




```

subckt poly_resistor (P N G) parameters L=10u W=2u
+ tpoly=0.5e-6
+ npoly=1.65e19
+ rend=0.3
+ rho_poly=1/(Q*tpoly*upoly*npoly(1+VLOT_Dnpoly))
+ dw_poly=-1*(cd_poly+VLOT_Dcd_poly)
+ Rpoly=rho_poly*L/(W-dw_poly)*rend/(W-dw_poly)

R1 (P N) resistor r=Rpoly tc1=tc1_poly tc2=tc2_poly
ends poly_resistor
    
```



VirtualLOT Silicon Validation



- PCM Measured Data Points
- Split X Measured Point
- ⊗ VirtualLot Model Simulation

	Device/Spec	NOM	WAT	VLOT	Error [%]
NCH3	Vt _{LONG} [V]	0.5916	0.7000	0.7000	0.000
	Vt _{SHORT}	0.7072	0.7180	0.7177	0.046
	Ids _{LONG} [mA/μm]	353.2	351.2	351.1	0.003
	Ids _{SHORT}	591.6	586.1	586.2	0.024
PCH3	Vt _{LONG}	-0.7420	-0.7500	-0.7500	0.000
	Vt _{SHORT}	-0.6759	-0.6880	-0.6879	-0.013
	Ids _{LONG}	-738.6	-726.0	-726.1	-0.005
	Ids _{SHORT}	-293.6	-282.0	-282.2	0.110



Summary

- Understanding improved yield impact on the bottom line, over and under design concepts sheds light on the real prize
- Maximizing yield requires more than just fixed corner and Monte Carlo statistical models which may present barriers to understanding design sensitivity to process variation
- Designers need flexible statistical design platforms that allow them to efficiently design for circuit sensitivity to process variation
- Advanced platforms like VSTAT and VirtuaLOT achieve this goal



Acknowledgments



Grace Semiconductor

Providing portions of statistical data in presentation where noted

Colin McAndrew, Freescale Semiconductor

Discussions on Statistical Modeling Techniques

References:

C.C. McAndrew, "Statistical Modeling for Circuit Simulation", Proceedings of the Fourth International Symposium on Quality Electronic Design (ISQED'03)

C.C. McAndrew and Patrick Drenann, "Device Correlation: Modeling using Uncorrelated Parameters, Characterization Using Ratios and Differences", Proc. Workshop on Compact Modeling WCM, 2006





SENTINEL
ic technologies

Thank you

For additional information please visit us at

www.sentinel-ic.com