

**Workshop on
Simulation and Characterization of Statistical CMOS
Variability and Reliability**

9. September, 2010, Bologna

**Compact Modeling of the MOSFET
Performance Distribution
for Statistical Circuit Simulation**

**M. Miura-Mattausch
Hiroshima University**

About Compact Models

Device Characteristics ↔ Compact Model ↔ Circuit Simulation

- Analytical Equations
- Parameter Extraction

Variation of Circuit Performances

- Single Transistor Variations ←
- Layout Dependent Variations
- Interconnect Variations

Goal of Compact Models

predict statistical variation of circuit performances
without statistical investigations

Contents


- 1. Compact MOSFET Modeling: HiSIM**
- 2. Variation Extraction**
 - DC measurements (inter-chip variation)
 - basic analog circuits (intra-chip variation)
- 3. Methodology Incorporating Circuit Simulation**

Basic Device Equations

-Poisson:
$$\nabla^2 \phi = -\frac{q}{\epsilon_{Si}} (N_D - N_A + p - n)$$


$$n = n_i \exp \frac{q(\phi - \phi_n)}{kT}$$

$$p = n_i \exp \frac{q(\phi_p - \phi)}{kT}$$



-Current Density:
$$j_n = q\mu_n n \frac{\phi}{y} + qD_n \nabla n$$

$$j_p = q\mu_p p \frac{\phi}{y} - qD_p \nabla p$$



-Continuity:
$$I(t) = I_0(t) + \frac{dQ}{dt}$$

(solved by circuit simulator)






-Quantum Mechanical Effect

-Ballistic Effect


Surface-Potential-Based Model

- **Based on the Poisson equation**
- **No fitting parameter for subthreshold region**
- **Reflect device-parameter (N_{sub} , T_{ox} etc.) dependence**

Pocket Implantation



Universal Mobility



$$\frac{1}{\mu_0} = \frac{1}{\mu_{CB}} + \frac{1}{\mu_{PH}} + \frac{1}{\mu_{SR}}$$

- $\mu_{CB} = CB0 + CB1 \frac{Q_i}{q \times 10^{11}}$
- $\mu_{PH} = \frac{PH0}{(T/300K)^{PHTMP} \times E_{eff}^{PHI}}$
- $\mu_{SR} = \frac{SR0}{E_{eff}^{SRI}}$

$$E_{eff} = \frac{1}{\epsilon_{Si}} (NDEP \times Q_b + NINV \times Q_i)$$

$$PHI = 0.3$$

$$SRI = 2.0$$

$$NDEP = 1.0$$

$$NINV = 0.5$$

impurity-concentration variation



carrier-concentration variation




carrier-mobility variation




current variation

Model Ability: 45nm Technology




Higher order derivatives of I_d - V_d




Higher order derivatives of I_d - V_g

Temp = -55°C


$V_{ds}=0.05\text{V}$




$V_{ds}=0.5\text{V}$







$V_{ds}=1\text{V}$




$V_{ds}=1.2\text{V}$



Harmonic Distortions: Model-Ability Check



Comparison with Mobility




$$\text{HD1} \approx \left| V_P \frac{\partial I_{ds}}{\partial V_{gs}} \right| \quad \text{HD2} \approx \left| -\frac{1}{4} V_P^2 \frac{\partial^2 I_{ds}}{\partial V_{gs}^2} \right| \quad \text{HD3} \approx \left| -\frac{1}{24} V_P^3 \frac{\partial^3 I_{ds}}{\partial V_{gs}^3} \right|$$


Mobility determines the harmonic distortion characteristics.

Characteristics Important for RF Applications


1/f Noise



Thermal Noise



Harmonic Distortion





- Integrating n , μ along the channel derives analytical descriptions.
- No additional model parameters are required.
- Features are determined only by I - V characteristics.

Surface-potential distribution along the channel is the key.

2. Variation Extraction



- DC measurements (inter-chip variation)**
- basic analog circuits (intra-chip variation)**

Extraction for Nominal Chip





predictability of N_{sub} variation





Prediction of N_{sub} Variation: g_m



Prediction of N_{sub} Variation: g_{ds}



Sensitivity Analysis of Model Parameters



Number of model parameters for capturing the V_{th} and I_{on} variation is limited.

Parameter Extraction for Inter-Chip Variation

Tox: oxide thickness ← usually small


NSUBC: substrate impurity concentration

NSUBP: pocket impurity concentration

XLD: overlap length


MUESR1: surface-roughness scattering

Extraction Method for Microscopic Variations




Step	Device	Parameter	Direction
1	Long	<i>NSUBC</i>	①
2		<i>MUESR1</i>	②
3	Short	<i>NSUBP</i>	③
4		<i>XLD</i>	④

With 4 parameters 16 (2^4) combinations of variation boundaries are possible.



Variations in Different Generations




Improvements:

- gate-stack related: MUESR1 (70%)
- lithography related: $L_{MIN}(XLD)$ (55%)
- doping related: NSUBC (30%), NSUBP (25%)


Parameter Extraction for Intra-Chip Variation

- **Cascode-Current Source**
- **Differential-Amplifier-Stage with Feed-back Coupling**


Cascode-Current Source



$L_{gate}=2.1\mu\text{m}$



$L_{gate}=0.6\mu\text{m}$




Function: provide a constant current I_{out} .

Condition: $I_{in}=10\text{nA}$


- enhanced technology variation
- exclude resistance effect

Origin of I_{out} Variation

Inter-Chip Variation




N3 is fixed and N4 is varied.



Mismatch between N3 and N4 is responsible for I_{out} variation.

Extraction of Intra-Chip Variation




Extraction Results

	2.1μm	0.6μm
Inter	25.5mV	56mV
Intra	8.75mV	30mV


Sensitivity Analysis
(intra-chip variation \rightarrow random)



	ΔN_{sub}	$\Delta L_{\text{gate}}/0.6\mu\text{m}$	T_{ox}
Inter	-1.2% / -7%	6.7% / -3.3%	1.4% / 0.7%
Intra	1%	3.8%	0





Differential-Amplifier-Stage with Feed-back Coupling



Function: to amplify **Vin** to **Vout**

S. Matsumoto et al., CICC, p. 357, 2001.

4 devices same variations → inter; 4 devices different variations → intra



$\Delta V_{in} = V_{in1} - V_{in2}$

Obtained Results

Cascode-Current Source

	ΔN_{sub}	$\Delta L_{\text{gate}}/0.6\mu\text{m}$
Inter	7%	6.7%
Intra	1%	3.8%


Differential-Amplifier-Stage with Feed-Back-Coupling

	ΔN_{sub}	$\Delta L_{\text{gate}}/0.6\mu\text{m}$
Inter	5.9%	6.2%
Intra	2.3%	3.2%

3. Methodology Incorporating Circuit Simulation

Inter-Chip Variation

Intra-Chip Variation



K. A. Bowman et al., IEEE J. SSC, 37, 183, 2002.

Approach

Number of responsible model parameters for variation are small.



- **For variation combinations, Monte Carlo simulation**


- **For circuit-performance simulation**
 1. **analytical description**
 2. **SPICE simulation**

- **For intra-chip variation**
 1. **Monte Carlo simulation**
 2. **consider two boundaries (best, worst)**

Distribution of Circuit Performances

(Monte Carlo Simulation with 10000 Samples)

51-Stage Ringoscillator



Dots: analytical equation for delay

Monte Carlo simulation for both inter/intra-chip variations



Lines: SPICE simulation with HiSIM2

(inter: Monte Carlo; intra: best+worst assume random variation)

Summary


- ✓ **Compact modeling based on surface-potential description provides accurate and fast statistical simulation.**
- ✓ **Accurate parameter extraction is the key for accurate prediction of circuit performance.**
- ✓ **Statistical circuit simulation is getting realistic.**

測定されるデバイスレベルのばらつき



測定される回路レベルのばらつき


	ΔL	$\Delta N_{\text{sub},n}$	$\Delta N_{\text{sub},p}$	ΔT_{ox}
1	2σ	2σ	-2σ	2σ
2	2σ	2σ	-2σ	-2σ
3	2σ	-2σ	2σ	2σ
4	2σ	-2σ	2σ	-2σ
5	-2σ	2σ	-2σ	2σ
6	-2σ	2σ	-2σ	-2σ
7	-2σ	-2σ	2σ	2σ
8	-2σ	-2σ	2σ	-2σ




O. Prigge et al., IEICE, E82-C, p. 9107, 1999.

Inter-Chipばらつき

装置




Wafer上のばらつき: In-Line測定からの抽出





1/fノイズ特性

1/fノイズの起源




Statistics on a Wafer



Homogeneous Distribution

Comparison with Measurements




- N_{trap} is fitted to measurements.
- If technology is mature, N_{trap} is nearly universal.

- I - V characteristics determine $1/f$ noise characteristics.
- $1/f$ noise is predictable.

S. Matsumoto et al., IEIEC T E, E88-C, p. 247, 2005.

Comparison with Measurements




- First γ Reduction and Increase in the Saturation Region
- No Drastic Increase of γ
- γ Minimum Increase from 2/3

Origin of γ Increase \rightarrow Potential Increase \rightarrow Mobility Reduction

Model Equation

$$S_{I_{ds}}(f) = \frac{W_g N_t}{q L_g^2 \eta f} kT \int_0^{L-\Delta L} \left(\frac{I_{ds}}{W_g} \right)^2 \left(\frac{1}{N(x)} \pm \alpha \mu \right)^2 dx$$



$$S_{I_d}(f) = \frac{(L - \Delta L)}{L^2} \frac{I_{ds}^2}{W} \frac{N_t(E_f)}{q \eta f} kT \left\{ \frac{1}{(N_s + N^*)(N_l + N^*)} + \frac{2\alpha\mu}{N_l - N_s} \log \left(\frac{N_l + N^*}{N_s + N^*} \right) + (\alpha\mu)^2 \right\}$$

$$N^* = \frac{C_{ox} + C_{dep} + CIT}{q\beta}$$


Model Parameters

Trap Density: $N_{trap} = N_t(E_f)/\eta$ [$eV^{-1}cm^{-3}$][cm] = [$eV^{-1}cm^{-2}$]

Scattering Coeff.: α [Vs]

Capacitance Change: $CIT \simeq 0$

Origin of the Thermal Noise



van der Ziel Equation based on Nyquist Theorem:



$$S_{id} = \frac{4kT}{L_{eff}^2 I_{ds}} \int g_{ds}^2(y) dy$$

$$= 4kT g_{ds0} \gamma$$

$g_{ds}(y)$: Channel Conductance
 g_{ds0} : at $V_{ds}=0$

γ : Noise Coefficient

Comparison with Measurements





- $L_g=0.17\mu\text{m}$
- $L_g=0.3\mu\text{m}$
- $L_g=0.5\mu\text{m}$
- $L_g=1.0\mu\text{m}$

Lines: HiSIM

Symbols: Measurements

No Additional Model Parameters




Noise Coefficient (γ) of Short Channels





Different Explanations

- **Knoblinger et al. (2001):** Hot Electron Contribution
- **Jamal Deen et al. (2002):** Channel Length Modulation
- **Scholten et al. (2002):** Velocity Saturation

Comparison with V_{th} Shift




Induced Gate Noise & Cross-Correlation Noise



**Potential distribution along the channel is responsible.
No Additional Model Parameters**

T. Warabino et al., Proc. SISPAD, 2006.


Harmonic Distortion under High Frequency



Carrier transit delay dominates the HD characteristics.

1/fノイズ特性からのずれ

$L_g=0.13\mu\text{m}$ (nMOSFET)



Intra-Chipばらつきの原因？

表面ポテンシャル

